Zum Inhalt springen
EPP Europe
  • News
  • Products
  • Applications
  • Technology
  • Semiconductor
  • Inspection
  • Company News
  • Events
EPP Europe
  • Technology
  • Inspection (AOI/AXI)
  • Semiconductor Packaging
  • Company News
  • Products
  • Trade Shows & Events
    EPP Europe Newsletter
    The most important electronics-manufacturing news delivered to your inbox.

    Info

    • Impressum
    • Datenschutz
    • Barrierefreiheit
    • Datenschutzeinstellungen

    Kontakt zur Redaktion

    EPP EuropeKonradin Mediengruppe
    Ernst-Mey-Str. 8, 70771 Leinfelden-Echterdingen

    E-Mail: redaktion@konradin.de
    Folgen Sie uns
    EPP Europe
    © 2026 EPP Europe
    Startseite/Semiconductor-packaging/Artikel
    Siemens collaborates with UMC to develop 3D IC hybrid-bonding workflow
    Bildquelle nicht angegeben
    Semiconductor-packaging

    Siemens collaborates with UMC to develop 3D IC hybrid-bonding workflow

    Siemens and UMC collaborate to develop a multi-chip 3D integrated circuit (IC) planning, assembly validation and PEX workflow.
    Veröffentlicht
    25. September 2022
    Lesezeit
    2 Minuten
    Rubrik
    Semiconductor-packaging

    Siemens Digital Industries Software today announced it has collaborated with leading semiconductor foundry United Microelectronics (UMC) to develop and implement a new multi-chip 3D integrated circuit (IC) planning, assembly validation and parasitic extraction (PEX) workflow for UMC’s wafer-on-wafer and chip-on-wafer technologies. UMC plans to soon offer this new flow to its global roster of customers.

    By stacking silicon die or chiplets on top of each other in a single packaged device, companies can achieve the functionality of multiple devices on the same or smaller chip area. This not only saves space but also enables companies to achieve greater system performance and functionality at lower power than traditional configurations of laying out multiple chips on a PCB.

    “We are pleased to be able to offer our customers a robust and proven foundry design kit and associate workflow that they can use to validate their stacked device designs, and help correct die alignment and connectivity, while extracting assembly parasitics for use in signal integrity simulations,” said Osbert Cheng, vice president of device technology development and design support at UMC. “Our mutual customers are increasingly interested in 3D IC solutions for applications including high-performance computing, RF, and AIoT, and this collaboration with Siemens can help to accelerate time-to-market of their integrated product designs.”

    UMC developed its new hybrid-bonding 3D layout vs. schematic (LVS) verification and parasitic extraction workflow using Siemens’ XPEDITION Substrate Integrator software for design planning and assembly, together with Siemens’ Calibre 3DSTACK software for inter-die connectivity checking, Calibre nmDRC software, Calibre nmLVS software, and Calibre xACT software for IC and inter-die extended physical and circuit verification tasks.

    “Siemens is pleased to continue our collaboration with UMC, which has once again resulted in delivering significant benefits to our mutual customers,” said AJ Incorvaia, senior vice president of Electronic Board Systems at Siemens Digital Industries Software. “As these customers continue to develop higher complexity designs, UMC and Siemens stand ready to deliver the advanced workflows that customers need to help bring these increasingly sophisticated designs to life.”

    Mehr aus Semiconductor-packaging

    Weitere aktuelle Artikel aus der Rubrik Semiconductor-packaging.

    Alle Semiconductor-packaging-Artikel
    Nanoscribe Expands Photoresin Portfolio for Micro-Optics Fabrication via Two-Photon PolymerizationFoto: Brecht Corbeel / Unsplash
    Semiconductor-packaging

    Nanoscribe Expands Photoresin Portfolio for Micro-Optics Fabrication via Two-Photon Polymerization

    11. November 2026

    Nanoscribe has detailed its range of photoresins engineered for Two-Photon Polymerization (2PP) and Two-Photon Grayscale Lithography (2GL), targeting high-precision micro-optics manufacturing on silicon, glass, and…

    Canon Launches FPA-6400ES6a KrF Lithography System with 400 Wafers-per-Hour ThroughputFoto: Canon Europe (semicon)
    Semiconductor-packaging

    Canon Launches FPA-6400ES6a KrF Lithography System with 400 Wafers-per-Hour Throughput

    10. November 2026

    Canon has announced the FPA-6400ES6a KrF scanner for semiconductor lithography, combining a throughput of 400 wafers per hour with industry-leading overlay accuracy of 4.0 nm and the ability to handle wafer warpage of…

    Fabmatics absorbs SCI business activities under unified brandFoto: Ludovico Ceroseis / Unsplash
    Semiconductor-packaging

    Fabmatics absorbs SCI business activities under unified brand

    6. November 2026

    Fabmatics has integrated the business activities of SCI under the Fabmatics brand, consolidating the acquired expertise within its semiconductor automation portfolio.

    Entegris and Kioxia Expand Partnership on Materials Innovation for Next-Gen 3D Flash MemoryFoto: Louis Reed / Unsplash
    Semiconductor-packaging

    Entegris and Kioxia Expand Partnership on Materials Innovation for Next-Gen 3D Flash Memory

    6. November 2026

    Entegris and Kioxia are deepening their strategic partnership to co-develop materials and process technologies for future BiCS FLASH 3D NAND architectures, using AI, digital-twin modelling and experimental validation at…

    ← Zurück zu Semiconductor-packagingZur Startseite