Zum Inhalt springen
EPP Europe
  • News
  • Products
  • Applications
  • Technology
  • Semiconductor
  • Inspection
  • Company News
  • Events
EPP Europe
  • Technology
  • Inspection (AOI/AXI)
  • Semiconductor Packaging
  • Company News
  • Products
  • Trade Shows & Events
    EPP Europe Newsletter
    The most important electronics-manufacturing news delivered to your inbox.

    Info

    • Impressum
    • Datenschutz
    • Barrierefreiheit
    • Datenschutzeinstellungen

    Kontakt zur Redaktion

    EPP EuropeKonradin Mediengruppe
    Ernst-Mey-Str. 8, 70771 Leinfelden-Echterdingen

    E-Mail: redaktion@konradin.de
    Folgen Sie uns
    EPP Europe
    © 2026 EPP Europe
    Startseite/Semiconductor-packaging/Artikel
    ClassOne Technology targets UBM wet etch with Solstice platform
    Foto: Classone (semicon)
    Semiconductor-packaging

    ClassOne Technology targets UBM wet etch with Solstice platform

    Flood-flow spray chamber addresses uniformity and undercut control in wafer-level packaging
    Veröffentlicht
    27. Oktober 2026
    Lesezeit
    1 Minute
    Rubrik
    Semiconductor-packaging

    ClassOne Technology offers its Solstice Wet Etch Chamber for under-bump metallization (UBM) processing in wafer-level packaging and flip-chip applications. The system handles patterned metal etching following plating and photoresist strip steps, targeting gold and titanium etch with zero undercut as a key process outcome. Cross-wafer uniformity is achieved through a flood-flow spray mechanism combined with precision RPM control.

    The Solstice platform is available in two configurations: the Solstice Max supporting 200 mm and 300 mm wafers, and the Solstice S-Series for substrates up to 200 mm. Standard end-point detection is included for patterned metal etch applications to control critical dimension loss and minimise undercut. ClassOne positions the system on cost-of-ownership and throughput metrics relevant to advanced packaging production environments.

    UBM wet etch is a critical process step in semiconductor packaging, directly affecting bump reliability and yield in flip-chip and wafer-level chip-scale package (WLCSP) production — areas of growing relevance to European OSATs and IDMs scaling advanced packaging capacity.

    Quelle: Classone (semicon) – https://classone.com/technology/seed-and-barrier-etch/ubm-and-patterned-metal-wet-etch/

    Mehr aus Semiconductor-packaging

    Weitere aktuelle Artikel aus der Rubrik Semiconductor-packaging.

    Alle Semiconductor-packaging-Artikel
    Nanoscribe Expands Photoresin Portfolio for Micro-Optics Fabrication via Two-Photon PolymerizationFoto: Brecht Corbeel / Unsplash
    Semiconductor-packaging

    Nanoscribe Expands Photoresin Portfolio for Micro-Optics Fabrication via Two-Photon Polymerization

    11. November 2026

    Nanoscribe has detailed its range of photoresins engineered for Two-Photon Polymerization (2PP) and Two-Photon Grayscale Lithography (2GL), targeting high-precision micro-optics manufacturing on silicon, glass, and…

    Canon Launches FPA-6400ES6a KrF Lithography System with 400 Wafers-per-Hour ThroughputFoto: Canon Europe (semicon)
    Semiconductor-packaging

    Canon Launches FPA-6400ES6a KrF Lithography System with 400 Wafers-per-Hour Throughput

    10. November 2026

    Canon has announced the FPA-6400ES6a KrF scanner for semiconductor lithography, combining a throughput of 400 wafers per hour with industry-leading overlay accuracy of 4.0 nm and the ability to handle wafer warpage of…

    Fabmatics absorbs SCI business activities under unified brandFoto: Ludovico Ceroseis / Unsplash
    Semiconductor-packaging

    Fabmatics absorbs SCI business activities under unified brand

    6. November 2026

    Fabmatics has integrated the business activities of SCI under the Fabmatics brand, consolidating the acquired expertise within its semiconductor automation portfolio.

    Entegris and Kioxia Expand Partnership on Materials Innovation for Next-Gen 3D Flash MemoryFoto: Louis Reed / Unsplash
    Semiconductor-packaging

    Entegris and Kioxia Expand Partnership on Materials Innovation for Next-Gen 3D Flash Memory

    6. November 2026

    Entegris and Kioxia are deepening their strategic partnership to co-develop materials and process technologies for future BiCS FLASH 3D NAND architectures, using AI, digital-twin modelling and experimental validation at…

    ← Zurück zu Semiconductor-packagingZur Startseite